Ryan Houdek 1fecf89bfc
Arm64: Inline Syscall spill optimization ...
This was likely an issue with signals racing to the spill handler, which
we have fixed bugs with over the past few months.
This means we don't need to spill all SRA GPR registers anymore, at most
we need to spill three registers that intersect with syscall arguments.
2022-12-16 10:04:16 -08:00
2022-12-16 00:25:50 -08:00
2022-12-16 00:25:50 -08:00
2022-12-07 18:41:45 +00:00
2022-12-16 10:04:16 -08:00
2022-05-14 18:09:38 -07:00
2022-12-16 06:34:00 +00:00
2021-07-22 16:58:17 -07:00
2022-12-16 06:34:00 +00:00
2021-11-23 12:51:57 -05:00
2021-08-28 00:32:15 -07:00
2022-12-10 02:50:48 -08:00
2020-03-06 09:07:37 +02:00
2022-07-17 12:51:43 -07:00
2022-11-05 12:11:45 -07:00
2022-03-22 16:53:44 -07:00
2020-03-06 09:07:37 +02:00
2022-12-14 01:50:05 +00:00
2022-12-10 02:50:48 -08:00
2022-07-26 16:56:54 -04:00
2022-03-13 13:05:00 -07:00
2022-11-05 12:11:45 -07:00
2020-03-06 09:07:37 +02:00
2022-07-17 12:51:43 -07:00
2022-11-27 04:35:27 -08:00
2022-12-16 06:34:00 +00:00
2022-12-16 06:34:00 +00:00
2022-03-10 13:57:17 -08:00
2021-12-10 13:25:23 +01:00
2021-12-24 15:43:25 -08:00
2021-08-28 00:32:15 -07:00
2021-12-06 18:57:02 -08:00
Ryan Houdek
1fecf89bfc