Files
FEX-Emu--FEX/unittests/InstructionCountCI/Secondary_32Bit.json
T
2023-08-27 23:41:41 -07:00

63 lines
1.4 KiB
JSON

{
"Features": {
"Bitness": 32,
"EnabledHostFeatures": [],
"DisabledHostFeatures": [
"SVE128",
"SVE256"
]
},
"Instructions": {
"push fs": {
"ExpectedInstructionCount": 3,
"Optimal": "No",
"Comment": "0x0f 0xa0",
"ExpectedArm64ASM": [
"ldrh w20, [x28, #146]",
"str w20, [x8, #-4]!",
"bfxil x8, x8, #0, #32"
]
},
"pop fs": {
"ExpectedInstructionCount": 8,
"Optimal": "No",
"Comment": "0x0f 0xa1",
"ExpectedArm64ASM": [
"ldr w20, [x8]",
"add x8, x8, #0x4 (4)",
"bfxil x8, x8, #0, #32",
"strh w20, [x28, #146]",
"ubfx w20, w20, #3, #13",
"add x0, x28, x20, lsl #2",
"ldr w20, [x0, #880]",
"str w20, [x28, #176]"
]
},
"push gs": {
"ExpectedInstructionCount": 3,
"Optimal": "No",
"Comment": "0x0f 0xa8",
"ExpectedArm64ASM": [
"ldrh w20, [x28, #144]",
"str w20, [x8, #-4]!",
"bfxil x8, x8, #0, #32"
]
},
"pop gs": {
"ExpectedInstructionCount": 8,
"Optimal": "No",
"Comment": "0x0f 0xa9",
"ExpectedArm64ASM": [
"ldr w20, [x8]",
"add x8, x8, #0x4 (4)",
"bfxil x8, x8, #0, #32",
"strh w20, [x28, #144]",
"ubfx w20, w20, #3, #13",
"add x0, x28, x20, lsl #2",
"ldr w20, [x0, #880]",
"str w20, [x28, #168]"
]
}
}
}