Files
FEX-Emu--FEX/External/FEXCore/Source/Interface/Core
Ryan Houdek 40e073c8b2 Arm64: Optimize SVE register spilling and filling
Causes the dispatcher to drop from 4476 bytes down to 3900 for
SVE-256bit supporting targets.

This is done by significantly reducing SVE loadstore ops. Going from 8
instructions per 4 registers, down to 2 instructions.

This is done by switching from 1 register loadstore instructions up to 4
register loadstore instructions. Which should significantly improve
performance on future SVE platforms.

Filling and Spilling to the context is still using the old code path
because SVE doesn't offer non-interleaving loadstores.
Spilling and filling on the stack is fine because we don't need to match
context state.
2022-12-16 00:25:50 -08:00
..
2020-03-06 09:07:37 +02:00
2022-03-22 16:53:44 -07:00
2020-03-06 09:07:37 +02:00
2022-03-13 13:05:00 -07:00
2021-08-28 00:32:15 -07:00