Files
FEX-Emu--FEX/External
Alyssa Rosenzweig 4d13f5d97d IR: Add Orlshl op
On arm64, orr (with a shifted register) is maybe fewer cycles and
definitely easier on the RA than bfi (=> fewer moves generated). So,
it's preferred when we know the corresponding bit is 0 in the
destination.

It's not useful on other targets, so it's gated behind a backend feature
bit.

Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
2023-08-02 12:38:00 -04:00
..
2021-12-06 18:27:11 -08:00
2023-04-14 13:07:52 -07:00
2023-08-02 12:38:00 -04:00
2023-06-17 09:25:20 -04:00
2022-03-01 03:55:16 -08:00
2020-03-06 09:08:13 +02:00
2023-04-07 17:01:52 -07:00
2020-11-29 00:30:28 -08:00
2020-03-06 09:08:13 +02:00
2023-06-30 19:11:22 -07:00
2023-03-30 08:49:26 -07:00
2022-06-09 20:09:49 -07:00