mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-28 07:00:49 +01:00
This allows the RA Validation pass to verify that a spill slot contains the correct SSA. I was originally planning to do a IR equlivent test between the IR before and after register allocation, mostly to catch this type of error. But this approach was much faster to implement and gives 90% of the benefits.