steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-25 08:00:43 +01:00
Code Issues Packages Projects Releases 67 Wiki Activity
Files
c657165e563b750ef272581a2920465d86cbefb3
FEX-Emu--FEX/External/FEXCore/Source/Interface/Core
T
History
Ryan Houdek c657165e56 Implements CPUID 0x8000'0005 for L1 cacheline information 
@skmp commented about this in the L2 cacheline information PR.
Quickly implement it since it also has cacheline information.

Fairly trivial since every piece of information is just some 8bit variables.
2021-03-06 08:32:47 -08:00
..
ArchHelpers
Implements unaligned atomic memory ops for ARMv8.1+
2021-02-22 18:17:53 -08:00
Interpreter
Merge pull request #792 from Sonicadvance1/implemented_unaligned_memory_ops
2021-02-26 12:50:06 +02:00
JIT
X64_64 JIt: Remove -fno-operator-names
2021-03-03 15:47:58 +13:00
X86Tables
Implements MOVNTDQA
2021-03-06 06:23:18 -08:00
BlockSamplingData.cpp
Moves SonicUtils in to FEXCore
2020-11-29 00:30:28 -08:00
BlockSamplingData.h
Fixes some missing includes
2020-05-25 20:04:17 -07:00
CompileService.cpp
AOTIR: Merge IRLists, RALists and DebugDataLists to LocalIRCache; cleanups and fixups
2021-02-23 12:08:57 +02:00
CompileService.h
AOTIR: Merge IRLists, RALists and DebugDataLists to LocalIRCache; cleanups and fixups
2021-02-23 12:08:57 +02:00
Core.cpp
SMC: Expand --smc-checks options to 'none', 'mman', 'full'
2021-03-03 12:49:23 +02:00
Core.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
CPUID.cpp
Implements CPUID 0x8000'0005 for L1 cacheline information
2021-03-06 08:32:47 -08:00
CPUID.h
Implements CPUID 0x8000'0005 for L1 cacheline information
2021-03-06 08:32:47 -08:00
DebugData.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
Frontend.cpp
AOTIR: Add hashing of code bytes
2021-02-23 12:08:57 +02:00
Frontend.h
IR: Add AOT Cache
2021-02-23 12:08:57 +02:00
GdbServer.cpp
Moves FEXCore's SignalDelegator and SyscallHandler to the frontend
2020-12-13 22:38:04 -08:00
GdbServer.h
Moves FEXCore's SignalDelegator and SyscallHandler to the frontend
2020-12-13 22:38:04 -08:00
HostFeatures.cpp
Add common location to see host features
2020-09-29 23:45:13 -07:00
HostFeatures.h
Add common location to see host features
2020-09-29 23:45:13 -07:00
InternalThreadState.h
FEXCore: Move to Externals/FEXCore
2020-03-06 09:07:37 +02:00
LookupCache.cpp
LookupCache: Add a third level cache that will always resolve all known blocks
2021-01-29 01:53:12 +02:00
LookupCache.h
SMC: Flush IR/Code cache on mmap, mmunmap & mprot
2021-02-26 13:22:05 +02:00
OpcodeDispatcher.cpp
Implements MOVNTDQA
2021-03-06 06:23:18 -08:00
OpcodeDispatcher.h
IR: Make entrypoint implicit, Add InlineEntrypointOffset, make ValidateCode Entrypoint-relative
2021-02-23 12:08:57 +02:00
X86DebugInfo.cpp
Moves SonicUtils in to FEXCore
2020-11-29 00:30:28 -08:00
X86HelperGen.cpp
Forces SIGRET handler to the lower 32bits VA on 32bit processes
2021-01-27 07:54:30 -08:00
X86HelperGen.h
Forces SIGRET handler to the lower 32bits VA on 32bit processes
2021-01-27 07:54:30 -08:00
X86Tables.cpp
Removes warning from X86Tables
2021-01-31 07:58:08 -08:00