mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-25 07:00:50 +01:00
Lioncache
d36517a9d3
A few vector instructions that take register lists often require vector registers within the list to be sequential in the form of an increasing list modulo the register file size. For example: v1, v2, v3, v4 v31, v0, v1, v2 both fit these requirements. This will be used to enforce this restriction within the asserts from a single place.