Files
FEX-Emu--FEX/unittests/ASM
Ryan Houdek f51832ca6b FEXCore: Fixes a bug with VPSRLDQ/VPSLLDQ with >= 16-byte shifts
When the shift amount is >= 16-bytes then we need to zero the register.
We had a bug where we were assigning `Result.High` to itself, which
effectively made the top 128-bits of the ymm register not modify itself.

Adds a unit test to ensure that doesn't happen again.
2024-09-08 15:39:22 -07:00
..
2023-06-13 17:47:45 -04:00
2023-09-05 14:21:18 -04:00
2024-07-31 16:23:39 +02:00
2024-07-26 10:07:58 +02:00
2020-03-06 09:08:35 +02:00
2024-07-20 15:34:54 -07:00
2024-05-21 19:41:47 -04:00
2020-03-06 09:08:47 +02:00
2020-03-06 09:08:13 +02:00
2022-01-28 19:39:03 -08:00
2020-03-06 09:08:35 +02:00
2020-03-06 09:08:25 +02:00
2020-03-06 09:08:13 +02:00
2020-03-06 09:08:35 +02:00
2020-03-06 09:08:25 +02:00
2020-03-06 09:08:13 +02:00
2020-03-06 09:08:25 +02:00
2020-03-06 09:08:25 +02:00
2024-07-22 08:44:45 +02:00