VURAvg: Fix arm64 jit

This commit is contained in:
Stefanos Kornilios Mitsis Poiitidis committed 2020-07-04 21:52:15 +03:00
1 parent 8eaa11f4f2
commit 560d467058
2 files changed
+2

No files matched your search

@@ -340,6 +340,7 @@ private:
DEF_OP(VSQSub);
DEF_OP(VAddP);
DEF_OP(VAddV);
DEF_OP(VURAvg);
DEF_OP(VAbs);
DEF_OP(VFAdd);
DEF_OP(VFAddP);
@@ -1875,6 +1875,7 @@ void JITCore::RegisterVectorHandlers() {
REGISTER_OP(VSQSUB, VSQSub);
REGISTER_OP(VADDP, VAddP);
REGISTER_OP(VADDV, VAddV);
REGISTER_OP(VURAVG, VURAvg);
REGISTER_OP(VABS, VAbs);
REGISTER_OP(VFADD, VFAdd);
REGISTER_OP(VFADDP, VFAddP);