mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-27 11:01:13 +01:00
In the case that RA does Dst = Src[1] then we would have overwrote our shift value. Move the negation to the top of the 8bit and 16bit ROL to make sure that doesn't happen