In the case that RA does Dst = Src[1] then we would have overwrote our shift value. Move the negation to the top of the 8bit and 16bit ROL to make sure that doesn't happen