Files
FEX-Emu--FEX/External/FEXCore/Source/Interface/Core
Ryan Houdek 2bc7c28a9c Fixes AArch64 ROL implementation
In the case that RA does Dst = Src[1] then we would have overwrote our
shift value. Move the negation to the top of the 8bit and 16bit ROL to
make sure that doesn't happen
2020-03-20 18:58:39 -07:00
..
2020-03-20 18:58:39 -07:00
2020-03-12 18:28:29 -07:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00
2020-03-06 09:07:37 +02:00