mirror of
https://github.com/FEX-Emu/FEX.git
synced 2026-10-25 14:00:43 +01:00
`eor <reg>, <reg>, <reg>` is not the optimal way to zero a vector register on ARM CPUs. Instead we should move by constant or zero register to take advantage of zero-latency moves.