steam-frame/FEX-Emu--FEX
1
0 Fork 0
mirror of https://github.com/FEX-Emu/FEX.git synced 2026-10-23 11:00:48 +02:00
Code Issues Packages Projects Releases 67 Wiki Activity

InstCountCI: Update

Browse Source 
Signed-off-by: Alyssa Rosenzweig <alyssa@rosenzweig.io>
This commit is contained in:
Alyssa Rosenzweig committed 2023-09-27 10:55:57 -04:00
1 parent 711583aa76
commit 2e32e1367d
3 files changed
+29 -59
Download Patch File Download Diff File Expand all files Collapse all files

No files matched your search

unittests/InstructionCountCI/H0F38.json
+1 -3
View File
@@ -416,7 +416,7 @@
]
},
"ptest xmm0, xmm1": {
"ExpectedInstructionCount": 21,
"ExpectedInstructionCount": 19,
"Optimal": "No",
"Comment": [
"0x66 0x0f 0x38 0x17"
@@ -438,8 +438,6 @@
"cset x21, eq",
"lsl x20, x20, #30",
"orr w20, w20, w21, lsl #29",
"mov w21, #0x90000000",
"bic x20, x20, x21",
"strb w23, [x28, #706]",
"strb w22, [x28, #708]",
"str w20, [x28, #728]"
unittests/InstructionCountCI/Primary_32Bit.json
+26 -50
View File
@@ -215,7 +215,7 @@
]
},
"aaa": {
"ExpectedInstructionCount": 28,
"ExpectedInstructionCount": 26,
"Optimal": "No",
"Comment": "0x37",
"ExpectedArm64ASM": [
@@ -229,28 +229,26 @@
"cmp x21, #0x9 (9)",
"cset x21, hi",
"orr x20, x20, x21",
"cbnz x20, #+0x24",
"cbnz x20, #+0x20",
"mov w20, #0xff0f",
"and x20, x22, x20",
"bfxil w4, w20, #0, #16",
"mov w20, #0x0",
"mov w21, #0x0",
"strb w20, [x28, #708]",
"str w21, [x28, #728]",
"b #+0x28",
"str w20, [x28, #728]",
"b #+0x24",
"add x20, x22, #0x106 (262)",
"mov w21, #0xff0f",
"and x20, x20, x21",
"bfxil w4, w20, #0, #16",
"ldr w20, [x28, #728]",
"orr w20, w20, #0x20000000",
"mov w20, #0x20000000",
"mov w21, #0x10",
"strb w21, [x28, #708]",
"str w20, [x28, #728]"
]
},
"aas": {
"ExpectedInstructionCount": 29,
"ExpectedInstructionCount": 27,
"Optimal": "No",
"Comment": "0x3f",
"ExpectedArm64ASM": [
@@ -264,22 +262,20 @@
"cmp x21, #0x9 (9)",
"cset x21, hi",
"orr x20, x20, x21",
"cbnz x20, #+0x24",
"cbnz x20, #+0x20",
"mov w20, #0xff0f",
"and x20, x22, x20",
"bfxil w4, w20, #0, #16",
"mov w20, #0x0",
"mov w21, #0x0",
"strb w20, [x28, #708]",
"str w21, [x28, #728]",
"b #+0x2c",
"str w20, [x28, #728]",
"b #+0x28",
"sub x20, x22, #0x6 (6)",
"sub x20, x20, #0x100 (256)",
"mov w21, #0xff0f",
"and x20, x20, x21",
"bfxil w4, w20, #0, #16",
"ldr w20, [x28, #728]",
"orr w20, w20, #0x20000000",
"mov w20, #0x20000000",
"mov w21, #0x10",
"strb w21, [x28, #708]",
"str w20, [x28, #728]"
@@ -440,7 +436,7 @@
]
},
"aam": {
"ExpectedInstructionCount": 19,
"ExpectedInstructionCount": 14,
"Optimal": "No",
"Comment": "0xd4",
"ExpectedArm64ASM": [
@@ -453,20 +449,15 @@
"add x20, x21, x20",
"bfxil w4, w20, #0, #16",
"uxtb w20, w4",
"and x21, x20, #0x80",
"cmp x21, #0x0 (0)",
"cset x21, hs",
"lsl x21, x21, #31",
"and x22, x20, #0xff",
"cmp x22, #0x0 (0)",
"cset x22, eq",
"orr w21, w21, w22, lsl #30",
"lsl w21, w20, #24",
"tst w21, w21",
"mrs x21, nzcv",
"strb w20, [x28, #706]",
"str w21, [x28, #728]"
]
},
"aad": {
"ExpectedInstructionCount": 19,
"ExpectedInstructionCount": 14,
"Optimal": "No",
"Comment": "0xd5",
"ExpectedArm64ASM": [
@@ -479,20 +470,15 @@
"and x20, x20, #0xff",
"bfxil w4, w20, #0, #16",
"uxtb w20, w4",
"and x21, x20, #0x80",
"cmp x21, #0x0 (0)",
"cset x21, hs",
"lsl x21, x21, #31",
"and x22, x20, #0xff",
"cmp x22, #0x0 (0)",
"cset x22, eq",
"orr w21, w21, w22, lsl #30",
"lsl w21, w20, #24",
"tst w21, w21",
"mrs x21, nzcv",
"strb w20, [x28, #706]",
"str w21, [x28, #728]"
]
},
"db 0xd4, 0x40": {
"ExpectedInstructionCount": 19,
"ExpectedInstructionCount": 14,
"Optimal": "No",
"Comment": [
"aam with a different immediate byte base",
@@ -508,20 +494,15 @@
"add x20, x21, x20",
"bfxil w4, w20, #0, #16",
"uxtb w20, w4",
"and x21, x20, #0x80",
"cmp x21, #0x0 (0)",
"cset x21, hs",
"lsl x21, x21, #31",
"and x22, x20, #0xff",
"cmp x22, #0x0 (0)",
"cset x22, eq",
"orr w21, w21, w22, lsl #30",
"lsl w21, w20, #24",
"tst w21, w21",
"mrs x21, nzcv",
"strb w20, [x28, #706]",
"str w21, [x28, #728]"
]
},
"db 0xd5, 0x40": {
"ExpectedInstructionCount": 18,
"ExpectedInstructionCount": 13,
"Optimal": "No",
"Comment": [
"aad with a different immediate byte base",
@@ -536,14 +517,9 @@
"and x20, x20, #0xff",
"bfxil w4, w20, #0, #16",
"uxtb w20, w4",
"and x21, x20, #0x80",
"cmp x21, #0x0 (0)",
"cset x21, hs",
"lsl x21, x21, #31",
"and x22, x20, #0xff",
"cmp x22, #0x0 (0)",
"cset x22, eq",
"orr w21, w21, w22, lsl #30",
"lsl w21, w20, #24",
"tst w21, w21",
"mrs x21, nzcv",
"strb w20, [x28, #706]",
"str w21, [x28, #728]"
]
unittests/InstructionCountCI/VEX_map2.json
+2 -6
View File
@@ -791,7 +791,7 @@
]
},
"vptest xmm0, xmm1": {
"ExpectedInstructionCount": 23,
"ExpectedInstructionCount": 21,
"Optimal": "No",
"Comment": [
"Map 2 0b01 0x16 128-bit"
@@ -815,15 +815,13 @@
"cset x21, eq",
"lsl x20, x20, #30",
"orr w20, w20, w21, lsl #29",
"mov w21, #0x90000000",
"bic x20, x20, x21",
"strb w23, [x28, #706]",
"strb w22, [x28, #708]",
"str w20, [x28, #728]"
]
},
"vptest ymm0, ymm1": {
"ExpectedInstructionCount": 31,
"ExpectedInstructionCount": 29,
"Optimal": "No",
"Comment": [
"Map 2 0b01 0x16 256-bit"
@@ -855,8 +853,6 @@
"cset x21, eq",
"lsl x20, x20, #30",
"orr w20, w20, w21, lsl #29",
"mov w21, #0x90000000",
"bic x20, x20, x21",
"strb w23, [x28, #706]",
"strb w22, [x28, #708]",
"str w20, [x28, #728]"